 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Product Specification PE4240 Product Description The PE4240 is a high-isolation MOSFET Switch designed for CATV applications, covering a broad frequency range from DC up to 1.3 GHz. This single-supply SPST switch offers a single-pin CMOS control interface with industry leading CTB performance. It also provides low insertion loss, high isolation and extremely low bias requirements while operating on a single 3-volt supply. In a typical CATV application, the PE4240 provides for a cost effective and manufacturable solution vs. mechanical relays. The PE4240 is manufactured on Peregrine's UltraCMOSTM process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS. Figure 1. Functional Diagram SPST UltraCMOSTM CATV Switch DC - 1300 MHz Features * 75-ohm switch * Non-reflective at RF1, open reflective at RF2 when OFF * Integrated 0.25 watt terminations * CTB performance of 100dBc * High isolation: 85 dB at 5 MHz, 47 dB at 1 GHz * Low insertion loss: 0.5 dB at 5 MHz, 0.75 dB at 1 GHz * High input IP2: >80 dBm * CMOS/TTL single-pin control * Single +3 volt supply operation Figure 2. Package Type 6-lead DFN RF1 RF2 75 CMOS Control Driver Table 1. Electrical Specifications @ +25 C (ZS = ZL = 75 ) Parameter Operating Frequency Operating Power Insertion Loss Isolation Return Loss Input 1 dB Compression2,4 Input IP22 CTB / CSO Input IP32 Video Feedthrough3 Switching Time Notes: 1. Device linearity will begin to degrade below 1 MHz. 2. Measured in a 50 system. 3. Measured with a 1 ns risetime, 0/3 V pulse and 500 MHz bandwidth. 4. Note Absolute Maximum ratings in Table 3. Document No. 70-0067-03 www.psemi.com (c)2006 Peregrine Semiconductor Corp. All rights reserved. Page 1 of 8 2 1 CTRL Condition On / Off DC - 50 MHz 1000 MHz DC - 50 MHz 1000 MHz DC - 1000 MHz 1000 MHz 1000 MHz 77 & 110 channels; PO = 44 dBmV 1000 MHz Minimum DC Typical Maximum 1300 30/24 Units MHz dBm dB dB dB dBm dBm 0.5 0.75 71 44 14 30 80 -100 50 85 47 20 33 0.65 1.0 dBc dBm 15 mVpp s PE4240 Product Specification Figure 3. Pin Configuration RF2 GND RF1 1 2 3 Exposed Solder Pad - Shorted to Pin 2 (bottom side) Table 4. DC Electrical Specifications @ 25 C Parameter Min 2.7 Typ 3.0 33 Max 3.3 40 5 30% VDD Unit V A V V 6 5 4 RFC CTRL VDD Power Supply IDD Power Supply Current (VDD = 3V, VCNTL = 3V) Control Voltage High 70% VDD 0 VDD Control Voltage Low Table 2. Pin Descriptions Pin No. 1 2 3 4 5 6 Pin Name VDD GND RF1 CTRL GND RF2 Description Nominal 3 V supply connection.1 Ground connection. 3 RF port. 2 Electrostatic Discharge (ESD) Precautions When handling this UltraCMOSTM device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified. Latch-Up Avoidance Unlike conventional CMOS devices, UltraCMOSTM devices are immune to latch-up. Device Description The PE4240 high isolation SPST CATV Switch is designed to support CATV applications such as premium channel service connect/disconnect switch blocks. This function is typically performed by bulky and expensive mechanical switches. The high isolation characteristics (>44 dB at 1 GHz, 85 dB at 5 MHz), high compression point, and an integrated 75-ohm terminations make the PE4240 an ideal, low cost solution. Figure 4. Typical Application Block Diagram Unit V V C C dBm V 2-way Splitter PE4240 Premium Channel Filter PE4240 CMOS or TTL logic level: High = RF1 to RF2 signal path Low = RF1 isolated from RF2 Ground connection. 3 RF port. 2 Notes: 1. A bypass capacitor should be placed as close as possible to the pin. 2. Both RF pins must be held at 0 VAC or require external DC blocking capacitors. 3. The exposed pad must be soldered to the ground plane for proper switch performance. Table 3. Absolute Maximum Ratings Symbol VDD VI TST TOP PIN VESD Parameter/Condition Power supply voltage Voltage on CTRL input Storage temperature Operating temperature Input power (50), CTRL=1/CTRL=0 ESD voltage (Human Body Model) Min -0.3 -0.3 -65 -40 Max 4.0 5.5 150 85 33/24 200 CATVin CATVout Table 5. Control Logic Truth Table Control Voltage (CTRL) High Low 1 Signal Path (RF1 to RF2) ON OFF Absolute Maximum Ratings are those values listed in the above table. Exceeding these values may cause permanent device damage. Functional operation should be restricted to the limits in the DC Electrical Specifications table. Exposure to absolute maximum ratings for extended periods may affect device reliability. Notes: 1. CTRL accepts both CMOS and TTL voltage leads. The control logic input pin (CTRL) is typically driven by a 3-volt CMOS logic level signal, and has a threshold of 50% of VDD. For flexibility to support systems that have 5-volt control logic drivers, the control logic input has been designed to handle a 5volt logic HIGH signal. (A minimal current will be sourced out of the VDD pin when the control logic input voltage level exceeds VDD.) Document No. 70-0067-03 UltraCMOSTM RFIC Solutions (c)2006 Peregrine Semiconductor Corp. All rights reserved. Page 2 of 8 PE4240 Product Specification Typical Performance Data @ 25 C (Unless Otherwise Noted) (75 impedance except as indicated) Figure 5. Insertion Loss Figure 6. Input 1dB Compression Point and IIP3 50 system impedance 0 60 60 -0.2 -40 C -0.4 Insertion Loss (dB) 50 IIP3 IIP3 (dBm) 50 1dB Compression Point (dBm) -0.6 40 40 -0.8 85 C 25 C 30 -1 30 Input 1dB Compression -1.2 0 200 400 600 800 1000 1200 20 0 200 400 600 800 1000 1200 20 Frequency (MHz) Frequency (MHz) Figure 7. Isolation 0 -20 Isolation (dB) -40 -60 -80 -100 0 200 400 600 800 1000 1200 Frequency (MHz) Document No. 70-0067-03 www.psemi.com (c)2006 Peregrine Semiconductor Corp. All rights reserved. Page 3 of 8 PE4240 Product Specification Typical Performance Data @ 25 C (75 impedance except as indicated) Figure 8. RF1 Return Loss (Switch = ON) Figure 9. RF1 Return Loss (Switch = OFF) 0 0 -5 -6 -10 Return Loss (dB) Return Loss (dB) -12 -15 -18 -20 -25 -24 -30 0 200 400 600 800 1000 1200 -30 0 200 400 600 800 1000 1200 Frequency (MHz) Frequency (MHz) Figure 10. RF2 Return Loss (Switch = ON) 0 -5 -10 Return Loss (dB) -15 -20 -25 -30 0 200 400 600 800 1000 1200 Frequency (MHz) (c)2006 Peregrine Semiconductor Corp. All rights reserved. Page 4 of 8 Document No. 70-0067-03 UltraCMOSTM RFIC Solutions PE4240 Product Specification Evaluation Kit The SPST Switch Evaluation Kit board was designed to ease customer evaluation of the PE4240 SPST switch. The RF1 port is connected through a 75 transmission line to the top left BNC connector, J1. The RF2 port is connected through a 75 transmission line to the BNC connector on the top right side of the board, J2. A through transmission line connects BNC connectors J3 and J4. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. The board is constructed of a two metal layer FR4 material with a total thickness of 0.031". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide model with trace width of 0.021", trace gaps of 0.030", dielectric thickness of 0.028", metal thickness of 0.0021" and R of 4.3. Note that the predominate mode for these transmission lines is coplanar waveguide with a ground plane. Figure 11. Evaluation Board Layouts Peregrine Specification 101/0079 J5 provides a means for controlling DC and digital inputs to the device. Starting from the lower left pin, the second pin to the right (J5-3) is connected to the device VDD input. The fourth pin to the right (J5-7) is connected to the device CTRL input. It is the responsibility of the customer to determine proper supply decoupling for their design application. Removing these components from the evaluation board has not been shown to degrade RF performance. Figure 12. Evaluation Board Schematic Peregrine Specification 102/0081 Document No. 70-0067-03 www.psemi.com (c)2006 Peregrine Semiconductor Corp. All rights reserved. Page 5 of 8 PE4240 Product Specification Figure 13. Package Drawing 6-lead DFN 3.00 C L -A-B4 6 0.125 5 C L PIN MAR 1 K 0.10 C 1 4 0.10 C 2 3 3.00 4 0.125 +2 10 -10 0.100 C TOP VIEW DETAIL C 0.025 0.025 0.90 0.10 0.080 C 3 0.0250.025 SIDE VIEW SEE DETAIL B 0.70 0.05 0.20 0.05 SEATING PLANE -CDETAIL B C L 0.95 EXPOSED PAD 1 2 3 0.35 +0.08 -0.02 0.10 0.05 C 0.17 MIN. CAB 0.29 +0.21 -0.08 EXPOSED SLUG/ HEAT SINK 0.24 +0.20 -0.08 0.125 0.17 0.30 SEE DETAIL A R 0.15 TYP R0.127 TYP 1.21 0.10 0.605 0.05 THIS FEATURE APPLIES TO BOTH ENDS OF THE PKG. DETAIL A EXPOSED METALIZED FEATURE EDGE OF PLASTIC BODY EXPOSED (2X) 6 5 4 3 1.050.05 2.010.10 .20 MIN. BOTTOM VIEW 1. DIMENSIONS AND TOLERANCES ARE PER ANSi Y14.5 2. DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES. 3 4 COPLANARITY APPLIES TO EXPOSED HEAT SLUG AS W ELL AS THE TERMINALS. PROFILE TOLERANCE APPLIES TO PLASTIC BODY ONLY. (c)2006 Peregrine Semiconductor Corp. All rights reserved. Page 6 of 8 Document No. 70-0067-03 UltraCMOSTM RFIC Solutions PE4240 Product Specification Figure 14. Tape and Reel Specifications 6-lead DFN Table 6. Dimensions Dimension Ao Bo Ko P W T R7 Quantity R13 Quantity DFN 3x3 mm 3.23 0.1 3.17 0.1 1.37 0.1 4 0.1 8 +0.3, -0.1 0.254 0.02 3000 N.A. Note: R7 = 7 inch Lock Reel, R13 = 13 inch Lock Reel Table 7. Ordering Information Order Code 4240-01 4240-02 4240-00 Part Marking 4240 4240 PE4240-EK Description PE4240-06DFN 3x3mm-12800F PE4240-06DFN 3x3mm-3000C PE4240-06DFN 3x3mm-EK Package 6-lead 3x3 mm DFN 6-lead 3x3 mm DFN Evaluation Kit Shipping Method 12800 units / Canister 3000 units / T&R 1 / Box Document No. 70-0067-03 www.psemi.com (c)2006 Peregrine Semiconductor Corp. All rights reserved. Page 7 of 8 PE4240 Product Specification Sales Offices The Americas Peregrine Semiconductor Corporation 9450 Carroll Park Drive San Diego, CA 92121 Tel 858-731-9400 Fax 858-731-9499 North Asia Pacific Peregrine Semiconductor K.K. 5A-5, 5F Imperial Tower 1-1-1 Uchisaiwaicho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213 Europe Peregrine Semiconductor Europe Batiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-47-41-91-73 Fax : +33-1-47-41-91-73 Peregrine Semiconductor, Korea #B-2402, Kolon Tripolis, #210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-480 S. Korea Tel: +82-31-728-4300 Fax: +82-31-728-4305 South Asia Pacific Peregrine Semiconductor, China Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652 Space and Defense Products Americas: Tel: 505-881-0438 Fax: 505-881-0443 Europe, Asia Pacific: 180 Rue Jean de Guiramand 13852 Aix-En-Provence cedex 3, France Tel: +33(0) 4 4239 3361 Fax: +33(0) 4 4239 7227 For a list of representatives in your area, please refer to our Web site at: www.psemi.com Data Sheet Identification Advance Information The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice. The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications. The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS and HaRP are trademarks of Peregrine Semiconductor Corp. Preliminary Specification The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice). (c)2006 Peregrine Semiconductor Corp. All rights reserved. Page 8 of 8 Document No. 70-0067-03 UltraCMOSTM RFIC Solutions |
Price & Availability of PE4240
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |